 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| CCD Delay Line Series MN3870S NTSC-Compatible CCD Comb Filter with Built-in 1 H Video Signal Delay Element Overview The MN3870S is a 4 fSC CMOS CCD comb filter with a built-in 4 fSC CMOS CCD signal delay element for video signal processing applications. It contains such components as a fourfold-frequency circuit, a shift register clock driver, a CCD analog shift register switchable between 911, 1 and 908 / 906 stages, and a resampling output amplifier. It samples the input using the supplied clock signal with a frequency of four times the color signal subcarrier frequency (3.58 MHz) and subtracts between the 911- and 1-stage CCD output signals to produce the color signal comb characteristics for the NTSC system. It also uses this fourfold frequency to drive a 908- or 906-stage CCD and samples the input to produce, after adding in the attached filter delay, a delay of 1 H (the horizontal scan period) when the SW pin is left open. Pin Assignment X1 VBB N.C. VGC1 VOC VINC N.C. N.C. VSS1 VDD1 1 2 3 4 5 6 7 8 9 10 20 19 18 17 16 15 14 13 12 11 PCOUT & VCOIN N.C. VSS3 VDD3 VDD2 VSS2 VGC2 SW VINY VOY Features Single 5.0 V power supply Low power consumption based on CMOS process Low EMI levels from clock during driving True comb filter produced by the subtraction of the through signal and the 1 H delay signal ( TOP VIEW ) SOP020-P-0300C Applications VCRs, Video cameras 1 MN3870S Block Diagram CCD Delay Line Series VGC1 16 V DD2 10 17 13 Clamp circuit Bias circuit Mode switch Booster circuit 14 11 VINY 12 Charge input block 4 VGC2 VDD1 VDD3 SW 908 or 906-stage analog shift register Charge detector Resampling output amplifier VOY VINC 6 Charge input block 911-stage analog shift register Charge detector - 5 Resampling output amplifier VOC Charge input block 1-stage analog shift register Charge detector oSY driver Waveform adjustment block o1Y driver oRY driver oSHY driver Timing adjustment o2Y driver oSHY driver oSC driver 1 Waveform amplifier adjustment block 1/4th frequency divider Waveform adjustment block XI o1C driver oRC driver oSHC driver Phase comparator VCO Timing adjustment o2C driver oSHC driver Substrate bias generator 20 VSS2 15 VSS3 18 9 VBB 2 2 PCOUT & VCOIN VSS1 CCD Delay Line Series Pin Descriptions Pin No. 1 2 4 5 6 9 10 11 12 13 14 15 16 17 18 20 Symbol XI VBB VGC1 VOC VINC VSS1 VDD1 VOY VINY SW VGC2 VSS2 VDD2 VDD3 VSS3 PCOUT &VCOIN Note: Leave pin 13 open. MN3870S Pin Name 3.58 MHz clock input Substrate connection Output gate connection (1) C signal output C signal input GND (1) Power supply (1) Y signal output Y signal input Switch controlling number of stages for Y signal delay Output gate connection (2) GND (2) Power supply (2) Power supply (3) GND (3) Phase comparator output and voltage controlled oscillator input Remarks Ground for analog circuits For analog circuits Ground for digital signals For digital signals For phase-locked loop Ground for phase-locked loop 3 MN3870S Operating Conditions Parameter Power supply voltage Input clock frequency Input clock amplitude (sine wave) Ambient temperature Symbol VDD fck Vck Ta 0.25 -20 min 4.75 typ 5.00 3.579545 0.3 CCD Delay Line Series max 5.25 1.0 60 Unit V MHz VP-P C Electrical Characteristics VDD=5.0V, Vck=0.3VP-P (sine wave), Vin=0.5VP-P (sine wave), fck=3.579545MHz, f=196.7kHz, Ta=25C Parameter Power supply voltage Insertion gain for VOC pin Total harmonic distortion for VOC pin Signal-to-noise ratio for VOC pin Output impedance for VOC pin Comb characteristics for VOC pin Symbol IDD IG THD S/N ZO Com1 Conditions Average current fsig=3.579545MHz fsig=3.26486MHz 3.264 86 MHz output (VP-P)/ noise output (rms) min -9 typ 55 -5.5 0.5 max 80 -2 2.5 Unit mA dB % dB 48 56 300 600 -25 -20 -20 -40 -20 dB dB dB dB dB MHz 3.571678MHz/3.579545MHz (fsc-1/2fH) / (fsc) 3.256993MHz/3.264860MHz (fsc-20.5fH) / (fsc-20fH) 3.902097MHz/3.894230MHz (fsc-20.5fH) / (fsc-20fH) -35 -30 -30 -50 -30 2.5 -1.5 5.5 1.5 1 48 56 Com2 Clock leak for VOC pin NC1 NC2 3.58-MHz component/main signal in output signal 14.32-MHz component/main signal in output signal -3 dB for 196.7 kHz fsig=196.7kHz fsig=196.7MHz Signal output (P-P)/noise output (rms) 3.58-MHz component/main signal in output signal 14.32-MHz component/main signal in output signal Signal bandwidth for VOY pin Insertion gain for VOY pin Total harmonic distortion for VOY pin Signal-to-noise ratio for VOY pin Clock leak for VOY pin BW IG THD S/N 4.5 4.5 dB % dB NC3 NC4 -50 -20 63.46 250 -40 -10 dB dB s Delay for VOY pin Output impedance for VOY pin Crosstalk D ZO CT fsig=196.7kHz 500 -32 dB 4 CCD Delay Line Series Package Dimensions (Unit:mm) SOP020-P-0300C MN3870S 12.630.3 20 11 5.50.3 7.60.3 0.2 -0.05 +0.10 0 to 10 1 10 2.050.2 (0.4) (0.6) 0.10 1.27 0.40.25 SEATING PLANE 0.10.1 5 |
Price & Availability of MN3870S
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |